



PE INTERNATIONAL
EXPERTS IN SUSTAINABILITY

& Five Winds
STRATEGIC CONSULTING



Increasing the Usability of Semiconductor LCI

October 3, 2011

Sarah Boyd

PE International & Five Winds Strategic Consulting

s.boyd@pe-international.com

The problem:

- In electronics LCA, ICs represent a substantial fraction of cradle-to-gate impacts
- Die size and technology are impact drivers for ICs
- Determining die size and technology can be slow or costly

The solution:


- Guidelines for estimating die size and technology generation from readily available information

In electronics LCI, ICs represent a substantial fraction of cradle-to-gate impacts





In electronics LCI, ICs represent a substantial fraction of cradle-to-gate impacts

0.5 -30% of cradle-to-gate



- Use phase
- Energy use in wafer manufacturing
- PFC emissions in wafer fabrication
- Energy use in assembly and test








Strongly influenced by die area:


- Energy use in wafer manufacturing
- PFC emissions in wafer fabrication

Even after all that disassembly



Determining die size and technology is slow or costly

- grinding
- x-ray imaging



CPU

What the user knows:

Year of production
Model of processor
Package size
Number of cores
Graphics controller integrated?


Critical parameters:

Technology generation
Die size

Mapping rules

```
graph TD; A["What the user knows:  
Year of production  
Model of processor  
Package size  
Number of cores  
Graphics controller integrated?"] --> B["Mapping rules"]; C["Critical parameters:  
Technology generation  
Die size"] --> B; B --> C;
```

CPU



A tool for roughly estimating die size:

Method 1:

$$\text{Die size (mm}^2\text{)} = \frac{\text{Known or functionality-informed CPU transistor count (M transistors)}}{\text{Expected transistor density: based on process technology (M trans./mm}^2\text{)}}$$

Method 2:

$$\text{Die size (mm}^2\text{)} = \frac{\text{CPU transistor count: estimate based on Moore's Law (M transistors)}}{\text{Expected transistor density: based on process technology (M trans./mm}^2\text{)}}$$


Expected transistor density for each process technology is reported and updated each year through the International Technology Roadmap for Semiconductors (ITRS)

Example:

For mainstream production in 2013, 32nm process technology

$$\frac{1,000 \text{ Million transistors}}{700 \text{ Million transistors per cm}^2 \dagger} = 1.4 \text{ cm}^2$$


Comparing with a hypothetical overestimate of 75% of package outer dimensions with LGA 1366 package = 19 cm²



1.4 cm² → 6 kg CO₂ eq

$$\frac{1.4 \text{ cm}^2}{19 \text{ cm}^2} = 7.5\%$$

6 kg CO₂ eq



19 cm² (75%) = 14 cm²

14 cm² → 60 kg CO₂ eq

60 kg CO₂ eq

60 kg CO₂ eq

† 2010 ITRS: Cost performance MPU (Mtransistors/cm² at production, including on-chip SRAM)

DRAM

What the user knows:

DRAM:
Memory capacity
Year of production
Number of chips

Critical parameters:

Technology generation
Die size


Mapping rules



```
graph TD; A["What the user knows:  
DRAM:  
Memory capacity  
Year of production  
Number of chips"] --> C["Mapping rules"]; B["Critical parameters:  
Technology generation  
Die size"] --> C; C --> B;
```

DRAM

Mapping rules



A tool for roughly estimating die size for memory:

$$\text{Die area (mm}^2\text{)} = \frac{\text{DRAM cell count: based memory capacity (GB)}}{\text{Expected cell density: based on process technology (M trans./mm}^2\text{)}}$$

Note: Flash memory is complicated due to multi-layer cells. 1, 2, or 4 GB capacity can be manufactured on the same die area, using the same process technology



PE INTERNATIONAL
EXPERTS IN SUSTAINABILITY

& Five Winds
STRATEGIC CONSULTING



Thank you for your attention!

If you are interested in copies of the slides: s.boyd@pe-international.com